The breakdown limit of pseudomorphic high electron mohility transistors (PHEMTs) with double delta-doping structure scaled down into sub-100 nm dimensions is extensively investigated hy h4onte Carlo device simulations. 
Introduction
The performance of pseudomolphic high electron mobility transistors (PHEMTs) with low indium content chaiinel can be steadily improved when these devices are scaled into deep sub-100 nm dimensions. To bcnefit from tlie improvement a full scaliiig approach has to be employed in which the devices are scaled down in both lateral and vertical diinensions in respect to gate lengths of 120, 70, 50, and 30 nni [1,2]. If the scaling is applied only in the lateral PHEMT dimensions then the performance of the sub-100 nin gate lenglh devices deteriorales [ 1.3.41. However, the carrier density in the channel drops because of the reduction of the gale-to-cli?nnel distancc in the proportional scaling process. The rcduction in the carrier density, which affects the power handling capability of the devices, may be compensated for when an additional delta doping hyer is placed into thc PllEMT structure [SI i u order to increase the drive cu.rrent. If the second delta doping layer is placed below the channel, the transcoiiductance peak broadens resulliiig i n large improvement in the device linearity, although the inaxiinuin transconductances remain close to the corresponding valucs in single delta doped devices [GI. If the second delta doping layer is placed above the original delta doping, near lo the gate, the maximum transconductance increases by up to 80% for the 70 liln dexsice as shown in Pig. I . This effect is however reduced when the I'HEMT is scaled to SO nin and below [6] . The i-eduction of the gate lo channel separation in thc proportional scaling increases the prcbabilily of electron h~niielling from the pale, which may trigger breakdown. Also bccause thc carricr dcnsity in the channel substantially iiicrciscs with additional delta doping the device becomes more sensitive to channel impact ionization. In this work we have investigated two coiicurrent breakdown m'echanisms: channel impact ionization which I42 first occurs around the gate comer on the drain side of the channel due to a fringing clectric field [ 7 ] and gate tunnelling which causes gate current leakage and may itself trigger avalanche breakdown [SI.
2.
Monte Carlo device simulator The study has been carried out with our Monte Carlo (MC) device simulator MC/HZF [I] . The device simulator has been carefully calibrated against a 120 nm gate length PHEMT fabricated at University of Glasgow. The PHEMT under Figure I : Maximum oitransconductance as a function of the delta doping concciitmtion in the sccond doping layer placcd above lhe channcl for intrinsic dcvices (a) and with external resistance included (b). Thc zero concentration refcn to the investigation lias a T-shape gate; a 30 nm heavily doped (4x10'' cni') ti+ GaAs cap; an Alo.3 Ga0.7As etchstop; a 7x10" c~i i .~ Si delta doping; ail Ah., G a d s spacer and a 10 nni Ino.2Gao.8As channcl. The wholc device structure is grown on lop of a 50 nm thick GaAs buffer. To compare the simulated intrinsic device I-V charxtcristics with experimental data, the effect of external resistances is included at a post-processing stage [9] .
lmpact ionization is included in the device simulator MCIHZF as an additional scattering mechanism. Let assume that impact ionization starts at a threshold energy EtI, then the electron scattering rate reads [IO] where P and A are parameters which must be fitted to experimental data. We have used A=4 
r(E) = P [(E -E ,~ E, $''
(1)
where in is the electron effective mass in the device; w is the path along which the electron should tunnel through and V(x) is the potential. This probability is used in a standard rejection technique to accept or reject the tunnelling event. This process is repeated for cach particle and at each mesh cell around the gate. The number of tunnelling particles is then used to calculate the gate tunnelling current.
Impact ionization assisted and tunnelling currents
The corresponding threshold drain voltage for both breakdown mechanisms is calculated from the number, N, of impacted or, respectively, tunnelled panicles during the simula- tion h e , f, as . .
(3)
where es is the superparticle charge. These assisted drain currcnts are examined in double doped scaled PHEMTs witli the two placements of the second delta doping layer. Figs. 2 and   3 show the impact ionization assisted drain current as a function of the draiKvoltage at a gate bias of -1.0 V. Impact ionization quickly starts to increase the drain current which could lead to complete device breakdown. Figs. 4 and 5 show the thermionic tunnelling assisted gate currcnt versus draiil voltage at the same gate bias. The current due to thermionic tunnelling has a different drain voltage dependence compared IO the impact ionisation current, increasing relatively sharply at lower drain voltages [ 131 but then saturates at larger drain voltages. The thresholds for both impact ionization and thermionic tunnelling decrease with device scaling.
The threshold for the impact ionization assisted drain current in Fig. 3 starts at slightly lower drain voltages compared to the single doped devices. This is due to the screening of the gate fringing fields in the channel by second delta doping at the drain corner. This is also supported by the fact that the threshold of the impact ionization assisted drain current in Fig. 2 is larger lhan those in Fig. 3. Figs. 4 and 5 show that although the thetinionic tunnelling assisted gatc current starls at a very low drain voltage, it rapidly saturates at large drain voltages even for devices with very small gate-to-channel separation. Therefore it should not be of great concern for the scaling process. The gate tunnelling current in Fig. 4 also increases with scaling while the current in Fig. 5 remains practically constant in the 70, 50 and 30 nm double doped PtlBMTs with the second delta doping layer placed below the channel.
Conclusion
. .
Using MC device simulations we have evaluated two possible breakdown mechanisms, channel impact ionization and gate thermionic tunnelling. Two placements of the second delta doping layer in the double doped PHEMTs have been considered following our previous work on PHEMT scaling [ 6 ] . When the second delta doping layer is placed above the original delta doping, near to the gate, the device exhibits an improvement in transconductance compared to the respective single doped PHEMTs. Nevertheless, this type of the design has larger leakage due to gate tunnelling. The effect of impact ionization is slightly smaller than in the other type of the double doped design. When the second delta doping layer is placed below the channel, device transconductance slightly deteriorates but the device linearity substantially improves [6] . This placement of the second delta doping does not afiecl the thermionic tunnelling assisted gate current which remains virtually the same as for the single doped PHEMTs. This double doped design causes a small iticreae in thc impact ionization assisted drain current duc to the higher electric fringing field compared to the former design. However, impact ionization always incrczses so dramatically that the crucial task in PtIEMT design is to make the impact ionization threshold as high as possible. Acknowledgement. This work is supported by EPSRC under Grant No. GRiM93383.
